Direct Observation of Self-Heating in III–V Gate-All-Around Nanowire MOSFETs
نویسندگان
چکیده
Gate-all-around (GAA) MOSFETs use multiple nanowires (NWs) to achieve target ION, along with excellent 3-D electrostatic control of the channel. Although the self-heating effect has been a persistent concern, the existing characterization methods, based on indirect measure of mobility and specialized test structures, do not offer adequate spatiotemporal resolution. In this paper, we develop an ultrafast high-resolution thermoreflectance (TR) imaging technique to: 1) directly observe the increase in local surface temperature of the GAA-FET with different number of NWs; 2) characterize/interpret the time constants of heating and cooling through high-resolution transient measurements; 3) identify critical paths for heat dissipation; and 4) detect in situ time-dependent breakdown of individual NW. Combined with the complementary approaches that probe the internal temperature of the NWs, the TR-images offer a high-resolution map of self-heating in the surround-gate devices with unprecedented precision, necessary for the validation of electrothermal models and the optimization of devices and circuits. In addition, we develop the simple compact model of the complex structure, which can explain experimental observations and can provide the internal temperature of the NWs.
منابع مشابه
Sub-100nm Non-planar 3D InGaAs MOSFETs: Fabrication and Characterization
InGaAs MOSFETs have been considered promising candidate for post-Si logic devices beyond 14nm technology node. To meet the increasing demand in electrostatic control at sub-100nm channel lengths, non-planar 3D structures have been introduced to the fabrication of InGaAs MOSFETs. In this paper, the fabrication and characterization of various non-planar 3D InGaAs MOSFETs have been demonstrated an...
متن کاملIII–V Nanowire Transistors for Low-Power Logic Applications: A Review and Outlook
III–V semiconductors, especially InAs, have much higher electron mobilities than Si and have been considered as promising candidates for n-channel materials for post-Si lowpower CMOS logic applications. Combined with the inherent 3-D structure that enables the gate-all-around (GAA) geometry for superb gate electrostatic control, III–V nanowire (NW) MOSFETs are well positioned to extend the scal...
متن کاملFirst Experimental Demonstration of Gate-all-around III-V MOSFETs by Top-down Approach
The first inversion-mode gate-all-around (GAA) III-V MOSFETs are experimentally demonstrated with a high mobility In0.53Ga0.47As channel and atomic-layer-deposited (ALD) Al2O3/WN gate stacks by a top-down approach. A wellcontrolled InGaAs nanowire release process and a novel ALD high-k/metal gate process has been developed to enable the fabrication of III-V GAA MOSFETs. Well-behaved on-state an...
متن کاملIII-V-on-nothing metal-oxide-semiconductor field-effect transistors enabled by top-down nanowire release process: Experiment and simulation
III-V-on-nothing (III-VON) metal-oxide-semiconductor field-effect transistors (MOSFETs) are experimentally demonstrated with In0.53Ga0.47As as channel and atomic layer deposited Al2O3 as gate dielectric. A hydrochloric acid based release process has been developed to create an air gap beneath the InGaAs channel layer, forming the nanowire channel with width down to 40 nm. III-VON MOSFETs with c...
متن کاملIII-V 4D Transistors
Recently, III-V gate-all-around (GAA) nanowire MOSFETs or III-V 3D transistors have been experimentally demonstrated by a top-down approach [1-2] , showing excellent scalability down to channel length (Lch) of 50nm. Although parallel integration of the InGaAs nanowires have been successfully demonstrated in Ref. [1] delivering high drive current per wire, the overall current drivability of the ...
متن کامل